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Superconducting computing promises enhanced
computational power in both classical and quan-
tum approaches. Yet, efficient schemes for scal-
able and fast superconducting memories are still
missing. On the one hand, the large inductance
required in magnetic flux-controlled Josephson
memories [1, 2] impedes device miniaturization.
On the other hand, the use of ferromagnetic order
to store information [3–8] often degrades super-
conductivity, and limits the operation speed to
the magnetization switching rate of a few GHz.
Here, we overcome the above limitations through
a fully superconducting memory cell based on
the topological transition driven by hysteretic
phase slips [9, 10] existing in aluminum nanowire
Josephson junctions [11, 12]. Our direct and non-
destructive read-out scheme, based on local tun-
neling spectroscopy, ensures reduced dissipation
(. 40 fW) and estimated response time below . 30
ps thereby yielding a maximum energy per bit
consumption as low as ∼ 10−24 J. In addition, the
memory topological index can be directly read
by robust phase measurements thus further low-
ering dissipation whilst maximizing the stability
against magnetic noise. The memory, measured
over several days, showed no evidence of informa-
tion degradation up to ∼ 1.1 K, i.e., ∼ 85% of the
critical temperature of aluminum. The ease of op-
eration combined with remarkable performance
elects the Josephson phase-slip memory as an at-
tractive storage cell to be exploited in advanced
superconducting logic architectures.
A Josephson junction (JJ) consists of a localized dis-
continuity (weak link) in the order parameter of two su-
perconducting electrodes [13], where the Cooper pairs
transport is ruled by the macroscopic quantum phase dif-
ference (ϕ) across the junction. Weak links are typically
realized in the form of a thin insulator, a normal metal
wire or a narrow superconducting constriction [11, 13].
The junction current-phase relation (CPR) strongly de-
pends on the structural attributes of the constriction,
i.e., on how its effective length (d, i.e., the distance be-
tween the superconducting leads), width (w), and thick-
ness (t) compare to the superconducting coherence length
(ξw) [11]. In a fully superconducting one-dimensional
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JJ (w, t  ξw) the CPR evolves from the single-valued
distorted sinusoidal characteristic, typical of the short-
junction limit (d  ξw, Fig. 1a), to the multi-valued
function obtained in the long regime (d  ξw, Fig. 1b)
[11]. In the latter scenario, the Josephson current (Is)
flowing through the junction follows a hysteretic evolu-
tion in ϕ due to the presence of two energetically-stable
states (corresponding to even and odd topological index)
well separated by a strong phase-slip energy barrier [9],
and accessible by going through the phase contour in the
forward or backward direction (see Fig. 1b). These two
states are topologically discriminated by the parity of the
winding number of the superconducting phase along the
wire [9, 14] which reflects into opposite directions of the
supercurrent flow [10], as shown in Fig. 1b. The tran-
sition between the even and odd state requires to pass
through a gapless condition via a 2pi phase-slip occurring
in the superconducting nanowire [11, 12]. We therefore
take advantage of this topologically-protected hysteresis
loop and well defined parity states to implement a robust
and permanent superconducting memory: the Josephson
phase-slip memory (PSM).
The design of a proof-of-concept PSM requires an ar-
chitecture enabling the tuning of the phase ϕ, and the
definition of an efficient readout scheme. The most ef-
fective way to finely control ϕ is by inserting the JJ
in a superconducting loop, where an external magnetic
field gives rise to a total flux Φ piercing the ring area.
Stemming from fluxoid quantization [16], the supercon-
ducting phase difference across the weak link is given
by ϕ = 2piΦ/Φ0 (where Φ0 ' 2.067 × 10-15 Wb is the
flux-quantum). The phase together with the topological
index determines the amplitude of the gap in the local
density of states (DOS) of the wire [12] which can be
probed with a metallic electrode tunnel-coupled to the
middle of the junction (see the sketch on top of Fig. 1c),
thereby implementing a superconducting quantum inter-
ference proximity transistor (SQUIPT) [17]. The DOS
determines the tunneling current (I) flowing through the
probing electrode which can vary from a continuous func-
tion of Φ for a short junction (Fig. 1c) to a discontinuous
characteristic reflecting the hysteresis in the long regime
(Fig. 1d). The parity of the topological index and Φ then
determines the amplitude of the tunneling current that
can read the logic [0] and [1] states of the PSM cell (see
Fig. 1d).
Figure 1-e shows the scanning electron micrograph
(SEM) of a representative PSM cell realized through a
suspended-mask lithography technique (see Methods for
fabrication details). The weak link consists of a one-
dimensional Al nanowire (green, t = 25 nm and w = 90
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FIG. 1. PSM working principle and structure. Sketch
of the current-phase relation (Is vs ϕ) of a S-S’-S weak link
in the short (a) and long (b) junction regime. The CPR
evolves from a deformed sinusoid to a multi-valued function
as the junction length increases. The transition between the
two topologically-protected states (corresponding to even and
odd topological index) [9] is due to phase-slips occurring in
the wire [11, 15], and corresponds to a vertical jump between
the two current branches (indicated by coloured arrows). De-
pendence of the tunnel current (I) at fixed bias voltage (V ) on
the normalized applied magnetic flux (Φ/Φ0, with Φ0 the flux
quantum) for a SQUIPT in the short (c) and long (d) junc-
tion regime. In the latter case, the current evolution shows a
hysteretical profile, which stems from the multi-valued CPR.
Top: scheme of a voltage-biased DC SQUIPT in a two-wire
configuration. Φ is the magnetic flux piercing the ring. c
Pseudo-colour scanning electron micrograph of a typical PSM.
An Al nanowire (green) is inserted in a micron-size Al ring
(yellow), whereas an Al0.98Mn0.02 probing electrode (red) is
tunnel-coupled to the middle of the nanowire and to a second
Al electrode (green) to allow the memory operation. Inset:
blow-up of the weak-link region. The passive replicas due to
the three-angle shadow-mask metal deposition are visible.
nm) with a length d ∼ 400 nm, embedded in a micron-
sized 70-nm-thick Al ring (yellow). In addition, a 20-
nm-thick normal metal electrode (red, Al0.98Mn0.02) is
tunnel-coupled to the center of the wire (with normal-
state resistance Rt1 ' 65 kΩ). To measure the tunneling
current, a second Al lead (green) is tunnel-coupled to
the normal metal electrode (with normal-state resistance
Rt2 ' 90 kΩ) [18]. Based on the actual device struc-
tural parameters, we estimate the ratio d/ξw,0 ' 5, where
ξw,0 ' 80 nm the zero-temperature coherence length,
thereby providing the frame of the long-junction regime
[11] (see Methods for details).
To test the PSM transport properties and assess the
operation parameters of the memory cell, we first per-
formed a preliminary magneto-electric characterization
at bath temperature T = 25 mK. Figure 2a shows the
current vs voltage characteristics [I(V)] of a typical de-
vice measured at Φ = 0 (black curve) and Φ = 0.5Φ0
(orange curve). At zero magnetic flux, the quasiparticle
current is suppressed for |V | . 400 µV due to the pres-
ence of the series connection of two S-I-N tunnel junc-
tions. This behavior is consistent with the value of the
bulk Al gap of both the read-out lead (∆Al ' 200 µeV)
and the weak link [∆w(Φ = 0) ' 200 µeV]. The latter
can be modulated by the external magnetic flux [17, 18],
showing a reduction of about 50% at Φ = 0.5Φ0 which
can be deduced from the I(V) characteristic (orange line),
∆w(Φ = 0.5Φ0) ' 100 µeV (see Fig. 6 for more details).
Differently from short-junction SQUIPTs [18, 19], the
I(Φ) characteristic is not only Φ0-periodic, but is also
strongly hysteretic in Φ. This is highlighted in Fig. 2b,
where the tunnel current measured at V = 300 µV as
a function of increasing (forward, purple trace) and de-
creasing (backward, green trace) magnetic flux is shown.
The forward trace exhibits periodic maxima followed by
sudden jumps corresponding to the nucleation of phase-
slip centers in the superconducting nanowire [11, 12, 20].
Accordingly, the backward trace evolves in a totally spec-
ular fashion. The stability and high reproducibility of
these hysteretic curves is the key feature for the memory
cell operation.
In order to find the optimal operating parameters for
the PSM, we acquired the I(Φ) characteristics for dif-
ferent values of bias voltage, as shown in Fig. 2c. The
hysteresis loop drawn by back and forth I(Φ) exhibits
a reduction of its width (δΦ) by increasing V, as dis-
played in Fig. 2d. This trend is due to local overheat-
ing in the weak link induced by the quasiparticle current
flowing through the probing junction, which increases ξw
[13] thereby deviating the CPR towards the single-valued
non-hysteretical form [11, 12].
The relative separation between the two I(Φ) branches
can be quantified by a parameter (ζ) defined as the ra-
tio between the current drop at the the phase-slip tran-
sition and the current at the hysteresis crossing point,
ζ = δI/Icp. Similarly to δΦ, the increase of V induces a
monotonic reduction of ζ, as shown in Fig. 2e.
The implementation of a PSM requires to bias the su-
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FIG. 2. PSM magneto-electric response. a Current vs voltage characteristics acquired at Φ = 0 (black trace) and Φ =
0.5Φ0 (orange trace). The magnetic flux modulates ∆w and, therefore, the I −V tunnel characteristics. b Current modulation
I(Φ) of a typical PSM cell biased at V = 300 µV. The purple and green arrows indicate the magnetic flux sweep directions.
The width of the hysteretic loop (δΦ), the current drop (δI), and the current at the hysteresis crossing-point [Icp = I(0.5Φ0)],
are also indicated. c Evolution of I(Φ) acquired for selected values of V, as indicated by the coloured arrows in panel a. Icp
increases by rising V. d Dependence of the hysteresis width (δΦ) on V. δΦ monotonically drops by increasing V. e Relative
variation of the tunneling current (ζ = δI/Icp) vs V. All these measurements were taken at T = 25 mK.
perconducting loop with a flux (ΦB) comprised within
the hysteretic domain (ΦB min,ΦB max). Writing (eras-
ing) operations are performed by lowering (increasing)
the total flux below (above) the hysteretic domain, as
sketched in Fig. 3a. The two logic states [1] and [0] en-
coded in the topological index of the PSM (odd or even)
can be simply read through the amplitude of the tunnel-
ing current measured with a low-power non-destructive
scheme.
Figure 3b shows the writing/erasing operations in the
continuous read-mode, i.e., when a bias voltage V =
300 µV is permanently applied. The bias flux is set at
0.54Φ0, i.e., just above the crossing-point of the hystere-
sis (see Fig. 2c). The memory is initialized in the [0]
state corresponding to a low current of I ' 43 pA. By
applying a negative flux pulse down to ΦW = 0.33Φ0, the
PSM logic state suddenly jumps to [1] as detected by the
current jump to I ' 90 pA. Conversely, the logic state
[0] is recovered via a positive erasing flux pulse up to
ΦE = 0.75Φ0. The device unequivocally shows the typi-
cal behavior of a memory cell upon many erasing/writing
cycles.
The ability of the PSM to retain the data even when
the bias voltage is temporarily turned off (non-volatile
memory) is displayed in Fig. 3c. Here, the reading volt-
age is set to V only during the readout operation. Non-
volatility is a fundamental requirement for energy saving
since power is dissipated only during the readout proce-
dure without losing the stored information. The readout
dissipation obtains values as low as P[0] ' 25 fW for
logic state [0], and P[1] ' 40 fW for logic state [1]. More-
over, the operations have been performed several times
always with comparable results, highlighting the relevant
endurance of the device.
The intrinsic bandwidth limits of the PSM read and
write operations were not achieved due to the strong
cut-off (∼ 800 Hz) of our cryogenic filters and the large
inductance of the superconducting coil used for the writ-
ing/erasing operations. However, a switching time of
∼ 1 ps for the writing/erasing process is expected, which
is typical for small superconducting loops, while a read-
out time of τR ' 30 ps can be estimated from the charg-
ing time of the tunnel junctions (see Methods for de-
tails). The PSM speed is therefore expected to be on par
with current state-of-the-art superconducting memories
[2, 4, 6–8].
The combination of low power dissipation and fast
access time yields tiny energy required per bit J[0] =
P[0]τR ' 0.8 yJ and J[1] = P[1]τR ' 1.3 yJ for the read-
out operation of state [0] and [1], respectively. Notably,
these values are several orders of magnitude smaller than
any superconducting memory reported so far, and well
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FIG. 3. Performance of the PSM with DC read-out. a
Sketch of the PSM operation principle at a constant voltage
bias (V). Low (blue, I[0]) and high (red, I[1]) current branches
at the bias flux [ΦB ∈ (0.5Φ0,ΦB max)] encode the [0] and [1]
logic states, respectively. The erase (write) operation is per-
formed by applying a flux pulse with amplitude ΦE > ΦB max
(ΦW < ΦB min). The PSM can also be operated in the comple-
mentary part of the hysteresis at ΦB ∈ (ΦB min, 0.5Φ0) by ex-
changing the erase and write fluxes. b Evolution of the read-
out tunneling current (top panel) measured at V = 300 µV
for Φ composed by a bias flux ΦB = 0.54Φ0 interrupted by
write (ΦW = 0.33Φ0) and erase (ΦE = 0.75Φ0) pulses (bot-
tom panel). c Same as b but now the voltage bias (central
panel) is applied only during the read-out operation to mini-
mize ppower consumption and demonstrate the non-volatility
of the PSM. All the measurements were taken at T = 25 mK.
below the requirements of rapid single flux quantum
(RSFQ) logic [2, 3, 6].
The robustness of the PSM against flux fluctuations
is tested by superimposing to the working biasing flux
a sizable sinusoidal signal (ΦAC, see Fig. 4a). The
PSM shows optimal stability with respect to flux os-
cillations, as shown in Fig. 4b for V = 300 µV and
ΦB = 0.56Φ0. The memory preserves the stored state,
and keeps the readout of the two logic states well sepa-
rated for ΦAC ' 0.04Φ0, that is ∼ 80% of the separation
between the working and the minimum erasing flux. In-
terestingly, thanks to the opposite magnetoconductance
of the tunnel barrier in the two topological states, the AC
flux modulation reflects in the AC response of the tun-
neling current that acquires a phase shift of pi between
the two logic states [0] and [1]. This phase shift provides
an alternative and efficient method to probe the parity
of the JJ winding number, which is not affected by the
position of ΦB within the hysteretic domain, or by the
low visibility of the DC readout signal (see Figs. 9 and
10 for more details).
Figure 4c displays a persistency test of the PSM real-
ized with the phase-based readout. The memory is ini-
tialized to logic state [1], and the readout is performed
every 4 hours. No sign of signal degradation has been
observed even after ∼ 3 days of measurement. This
confirms the stability of the PSM as a permanent mem-
ory, which is guaranteed by the vanishing phase-slip rate
(∼ e−103s−1) expected at low temperature [12, 20].
High temperature can degrade, in principle, the perfor-
mance of PSM by increasing ξw [13] thereby lowering the
JJ effective length, and driving the nanowire junction to-
wards the non-hysteretic single-valued CPR which is ex-
pected to occur for d . 3.5ξw [11, 15]. In addition, ther-
mal activation can substantially increase the phase-slip
rate [12]. Figure 5a shows the evolution of the hysteresis
loop at several bath temperatures (T). The hysteresis
progressively fades out by increasing T and persist up
to 1.1 K, which corresponds to ∼ 85% of the nanowire
critical temperature, with δΦ reduced to ∼ 12% with
respect to base temperature (see Fig. 5b). Figure 5c
shows ζ vs T for different values of bias voltage, and
highlights the drop of ζ by increasing T. The observed
high-temperature operation of the PSM indicates a sub-
stantial protection of the topological state even in the
presence of a sizable amount of hot quasiparticles [9].
In summary, we have envisioned and demonstrated
an original persistent Josephson phase-slip memory cell
which takes advantage of fluxoid quantization to codify
two logic states in the topological index of the system,
i.e., the superconducting winding number [14]. Differ-
ing from conventional superconducting loops, here the
separation between the two topological states is pro-
vided by the large phase-slip barrier, which is unique
to long superconducting JJs [9, 12]. The memory ex-
ploits conventional superconductors thereby avoiding the
use of complex ferromagnetic metals typical of present
superconducting memories [3–8]. Notably, the PSM is
characterized by reduced readout dissipation (. 40 fW),
short estimated response time (. 30 ps), and ultralow
energy per bit (∼ 10−24 J). Moreover, the PSM state
shows endurance, persistence, and high-temperature op-
eration (up to ∼ 1.1 K), only limited by the Al criti-
cal temperature. The use of vanadium [19] or niobium
[21], therefore, could push memory operation above liq-
uid He temperature, and further improve miniaturization
thanks to the low coherence length of these metals. In
addition, our phase-based read-out scheme ensures stark
protection against magnetic flux fluctuations, and pro-
vides ideal visibility in all the operation ranges. This
makes the PSM a suitable candidate for the implemen-
tation of industrially-scalable classical memory cells in
actual superconducting electronics technologies, such as
rapid single flux quantum (RSFQ) [22], reciprocal quan-
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FIG. 4. Performance of the PSM with AC read-out. a Sketch of PSM operation in the presence of a sinusoidal flux
oscillation (ΦAC) around ΦB ∈ (0.5Φ0,ΦB max). b Evolution of the read-out current (top) measured at V = 300 µV and
/Phi composed by a flux bias (ΦB = 0.56Φ0) superimposed with a sinusoidal fluctuation ΦAC = ±0.04Φ0 (bottom). Write
(ΦW = 0.32Φ0) and erase (ΦE = 0.81Φ0) flux pulses are applied to switch the logic state of the PSM. Notice that The two
current signals oscillate with 180◦ phase shift making a the phase of the AC signal a very sensitive read-out observable. Vertical
dashed lines highlight the signals phase shift with respect to the magnetic flux. c Demonstration of persistent PSM operation
at Φ = 0.5Φ0 obtained by measuring the signal phase with a lockin amplifier (top) every 4 hours and only when the read-out
voltage is turned on (V = 300 µV, bottom). State [1] was measured for almost 3 days without showing any sign of degradation
and low dissipation being V = 0 for most of the time. All the data were recorded at T = 25 mK.
tum logic (RQL) [23], quantum flux parametrons (QFPs)
[24], Josephson field-effect transistors (JoFETs) [25], and
gate-controlled cryotrons (EF-trons) [26, 27]. Yet, the
strong topological protection and stability observed in
the PSM make our approach promising in light of the
implementation of phase-slip flux qubits[28] and quan-
tum memories.
METHODS
Device fabrication details. The hybrid memory
cells were realized by shadow-mask lithography tech-
nique. The suspended resist-mask was defined by
electron-beam lithography (EBL) onto a SiO2 wafer.
All metal-to-metal clean interfaces, and metal-to-oxide
barriers were realized in an ultra-high vacuum (UHV)
electron-beam evaporator (EBE) with a base pressure of
10-11 Torr equipped with a tiltable sample holder suit-
able for multi-directional depositions. In order to obtain
wire/ring transparent interfaces, which is crucial for the
device operation, the use of the same material is strongly
recommended [18]. Therefore, the nanowire and the ring
of the PSM were realized with aluminum. Furthermore,
the Al film evaporation is relatively simple, and its high-
quality native oxide allows the realization of good tunnel
barriers through oxygen exposure at room temperature.
At first, 15 nm of Al0.98Mn0.02 were evaporated at an
angle of -18◦ to realize the normal metal electrode. Sub-
sequently, the sample was exposed to 60 mTorr of O2 for
5 min in order to form the thin insulating AlMnOx layer.
Next, the sample holder was tilted to 10◦ for the depo-
sition of 20 nm of Al realizing the SQUIPT nanowire
(length d = 400 nm, width w = 90 nm) and the su-
perconducting electrodes. Finally, a thicker layer of Al
(tR = 70 nm) was evaporated at 0
◦ to realize the super-
conducting loop of circumference ∼ 7.6 µm, and average
width wR,ave ' 600 nm.
Magneto-electrical characterization. The
magneto-electric characterization of the samples was
performed at cryogenic temperatures in a 3He-4He
dilution refrigerator (Triton 200, Oxford Instruments)
equipped with RC-filters of resistance ∼ 2kΩ. The
out-of-plane magnetic field was applied via a supercon-
ducting magnet driven by a low-noise current source
(Series 2600, Keithley Instruments). The DC mea-
surements were performed in a two-wire voltage-bias
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PSM response. a Current modulation I(Φ) for several bath
temperatures (T) at V = 300 µV. The hysteresis loop nar-
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superconducting nanowire approaches the short-junction limit
at high T. Inset: blow up of the I(Φ) characteristics around
0.5Φ0 at 1.1 K. Forward (purple) and backward (green) traces
highlight the presence of hysteresis. b Temperature depen-
dence of δΦ measured at V = 300 µV. δΦ monotonically de-
creases with temperature. c ζ vs T for selected values of V.
ζ drops with temperature, and by increasing V. Black lines
in panels b and c are guides for the eye.
configuration through a low-noise voltage DC source
(GS200, Yokogawa) coupled with a room-temperature
current preamplifier (Model 1211, DL Instruments) (see
Fig. 1-c). The AC characterization was performed via
a combination of DC bias and low-frequency lock-in
technique. A DC bias voltage (V) was applied to the
device. A current given by the sum of a DC and AC
sinusoidal modulation energized the superconducting
magnet. The read-out current oscillations induced by
variation of Φ, and the phase of the signal (with respect
to the flux oscillations) were recorded by a lock-in
amplifier. Further details can be found in the SI.
Device parameters. Based on the device struc-
ture, we estimate the zero-temperature nanowire coher-
ence length ξw,0 =
√
~D/∆w,0 ' 80 nm, where ~ is
the reduced Planck constant, D = 22.5 cm2s-1 is the
diffusion coefficient, and ∆w,0 ' 200 µeV is the zero-
temperature gap in Al. The nanowire critical temper-
ature is TC,w = ∆w,0/1.764kB ' 1.31 K, where kB is
the Boltzmann constant. At low temperature, the ratio
d/ξw,0 ' 5 confirming the frame of the long JJ regime
for the PSM [11]. The single-valued CPR limit (achieved
for ξw,short & d/3.5 ∼ 114 nm) [11] is reached at tem-
perature Tshort = TC,w(1 − 0.8522ξw,0l/ξw,short2) ∼ 1.3
K [11, 13], where l = 3D/vF ' 3.3 nm is the nanowire
mean free path, and vF = 2.03 × 106 m/s is the Fermi
velocity of Al.
The kinetic inductance (LK) of a long JJ depends
on the geometry and superconducting properties of the
nanowire [12]. In our case, at 25 mK it takes the value
LK = RN~pi∆w 1tanh ∆w2kBT
' 15 pH [29]. The nanowire normal-
state resistance is given by RN =
d
wtσ ' 14 Ω, where
σ = DNfe
2 = 1.24 × 107 S is the Al film conductance
(with Nf = 2.15 × 1047 J−1m−3 the density of states at
the Fermi energy of Al). Analogously, the ring total in-
ductance takes the value LR ' 1.5 pH (with normal-state
resistance RR ' 1.4 Ω). The contribution of the ring to
the total inductance of the SQUIPT yields a screening
parameter β = 2piLRIC/Φ0 ' 0.1, where IC ' 20 µA
is the low-temperature nanowire critical current deduced
from the weak link geometry [18]. The small β cannot
account for the hysteretic behavior of the PSM, which
stems, differently, from the long-junction regime of the
Josephson nanowire [12, 18].
The writing/erasing time (τW,E) is mainly due to the
time required to polarize the SQUIPT with the external
flux. It is given by τW,E = LSQUIPT /RSQUIPT ' 1.1 ps,
where LSQUIPT = LK + LR and RSQUIPT = RN + RR
are the total inductance and resistance of the SQUIPT,
respectively. The read out time (τR) is predominantly
limited by the characteristic time of the two tunnel bar-
riers, τR = τt1 + τt2 ' 31 ps, where τt1 = Rt1Ct1 ' 19.5
ps is the characteristic time of the first tunnel junction,
and τt2 = Rt2Ct2 ' 11.5 ps is the time constant of the
second junction. The junctions capacitances (Ct1 ' 0.3
fF and Ct1 ' 0.13 fF) are estimated from the area and
the typical specific capacitance of AlOx tunnel barriers
∼ 50 fF/µm2 [30].
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FIG. 6. Hysteresis in the current vs voltage characteristics - Current (I) vs voltage (V ) curves measured at
different values of magnetic flux (Φ). Left panel: I(V ) recorded while increasing Φ (forward). Right panel: I(V ) recorded
while decreasing Φ (backward). The tunnel I(V ) characteristics reveal a hysteric behavior with Φ, showing a maximum
reduction of the Al nanowire gap (∆w) at Φ = 0.54Φ0 and Φ = 0.45Φ0 for the forward and backward traces, respectively. All
data were recorded at T = 25 mK.
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FIG. 7. PSM in continuous read-out configuration for several applied voltage biases - Writing/erasing operations
in the continuous read-out mode performed for different values of permanently applied voltage bias (V). Bottom:
write (ΦW = 0.33Φ0) and erase (ΦE = 0.75Φ0) magnetic fluxes applied around the read-out flux (ΦR = 0.54Φ0). Top: the
read-out current (I) measured for different values of voltage bias (V). The higher (lower) current value I[1] (I[0]) acquired for
a fixed Vb corresponds to logic state [1] ([0]). I[1] and I[0] are negligible for V < 300 µV, therefore the PSM cannot be biased
in that voltage range. Note that the memory works properly also applying multiple times the voltage bias, confirming the
endurance of the PSM cell. All data were acquired at T = 25 mK.
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FIG. 8. Non-volatility of the PSM measured at different V - Writing/erasing operations performed for different
values of a pulsed readout voltage bias (V). The values of V ranges form: 400 µV (a), 450 µV (b), 500 µV (c) and 550 µV
(d). For each panel is shown the temporal evolution of the magnetic flux applied to the PSM (bottom) together with the bias
voltage pulses (center) and the resulting tunnel current (top) used for the state readout. The flux was biased at ΦB = 0.54Φ0
while flux pulses of ΦW = 0.33 Φ0 and ΦE = 0.75 Φ0 were used for write and erase operations, respectively. The permanency
of the memory state before and after the application of the readout bias demonstrate the persistency and non-volatility of the
PSM. Note that the PSM works properly during the operation of the device for a wide range of applied voltage biases. All
measurements were performed at T = 25 mK.
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FIG. 9. PSM operation at the degenerate flux ΦB = 0.5Φ0 with a sinusoidal noise (ΦAC) superimposed -
Writing/erasing operations performed at the degenerate point ΦB = 0.5Φ0. Bottom: Temporal evolution of the total
flux applied to the PSM and composed by a bias ΦB = 0.5Φ0 superimposed to a low frequency sinusoidal fluctuation with
amplitude ΦAC = ±0.04Φ0. Write (ΦW = 0.30Φ0) and erase (ΦE = 0.80Φ0) pulses are applied to switch the memory state.
Top: read-out current acquired at different voltage bias (V). Notice that at the degeneracy point the average values of I[0] and
I[1] are indistinguishable while information of the memory state is stored in the phase of the signal. I[0] and I[1] show a 180
◦
phase shift. All measurements were performed at T = 25 mK.
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FIG. 10. Phase-dependent read-out scheme - Read-out of the PSM by lock-in phase measurements. a Scheme of
the PSM, where the Al ring (yellow), the Al nanowire (green) and the normal metal tunnel probe (red) are presented together
with the complete electrical set-up. The PSM is biased with a DC constant voltage V= 400 µV. The magnetic flux piercing
the superconducting ring is ΦB + ΦAC , where ΦB = 0.5Φ0 is the flux corresponding to the crossing point of the two current
branches and ΦAC is a small sinusoidal component superimpose with a lock-in source. The variations of the read-out current
with the flux oscillations are recorded with standard lock-in technique. b Time dependence of the phase of the readout current
while write and erase operations are performed. I[1] oscillates in phase with the magnetic flux (phase=0), while I[0] has the
opposite dependence (phase=180◦) allowing the acquisition of the two distinguishable signals of phase. All data were recorded
at T = 25 mK.
